A 32 Bit Multiplier Architecture Using Galois Fields
نویسنده
چکیده
In this paper, a novel architecture for a finite field integer multiplier based on a superset of the triple moduli set {2-1,2,2+1} is presented. The superset is constructed by adding extra moduli of the form 2±1 (for any non-zero integer n) to extend its range. The multiplier uses index transform approach whereby multiplication is carried out by index addition, and is organized into submodules which operate in parallel thereby speeding up the whole operation. For numbers modulo 2, a triplet index set is used. It has been found that in the majority of cases few of the remaining moduli happens to be a prime number and hence index transform approach is efficiently applied by decomposing the modulus into a number of relatively prime submoduli. For the rest of the moduli, a prime factorization yields integers that are either prime or powers of primes or a combination of both. Index transform is readily applied to prime numbers, and an index pair mapping is used for integers that are powers of primes. The beauty of this design is that index transform approach is exclusively applied in the entire design.
منابع مشابه
Efficient implementation of low time complexity and pipelined bit-parallel polynomial basis multiplier over binary finite fields
This paper presents two efficient implementations of fast and pipelined bit-parallel polynomial basis multipliers over GF (2m) by irreducible pentanomials and trinomials. The architecture of the first multiplier is based on a parallel and independent computation of powers of the polynomial variable. In the second structure only even powers of the polynomial variable are used. The par...
متن کاملA Super-Serial Galois Fields Multiplier for FPGAs and its Application to Public-Key Algorithms
This contribution introduces a scalable multiplier architecture for Galois field GF(2 k) amenable for field programmable gate arrays (FPGAs) implementations. This architecture is well suited for the implementation of public-key cryptosystems which require pro-grammable multipliers in large Galois fields. The architecture trades a reduction in resources with an increase in the number of clock cy...
متن کاملAn efficient reconfigurable multiplier architecture for Galois field GF(2m)
This paper describes an efficient architecture of a reconfigurable bit-serial polynomial basis multiplier for Galois field GFð2mÞ; where 1 , m # M: The value m; of the irreducible polynomial degree, can be changed and so, can be configured and programmed. The value of M determines the maximum size that the multiplier can support. The advantages of the proposed architecture are (i) the high orde...
متن کاملFast Arithmetic for Public-Key Algorithms in Galois Fields with Composite Exponents
This contribution describes a new class of arithmetic architectures for Galois fields GF (2k). The main applications of the architecture are public-key systems which are based on the discrete logarithm problem for elliptic curves. The architectures use a representation of the field GF (2k) as GF ((2n)m), where k = n · m. The approach explores bit parallel arithmetic in the subfield GF (2n), and...
متن کامل32-bit Mac Unit Design Using Vedic Multiplier
This paper presents Multiply and Accumulate (MAC) unit design using Vedic Multiplier, which is based on Urdhva Tiryagbhyam Sutra. The paper emphasizes an efficient 32-bit MAC architecture along with 8-bit and 16-bit versions and results are presented in comparison with conventional architectures. The efficiency in terms of area and speed of proposed MAC unit architecture is observed through red...
متن کامل